AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of the Claims:

1. (currently amended) A memory card having a plurality of non-volatile memories and a memory controller for controlling operation of said <u>plurality of non-volatile</u> memories, wherein

said memory controller performs an access control of said plurality of non-volatile memories in response to an external access instruction, and an alternation control for alternating substituting a storage area of an access error-related non-volatile memory with another storage area;

each of said plurality of non-volatile memories includes.

management information used for performing said alternation

control thereon, said alternation control being performed

individually for each of said plurality of non-volatile

memories; and

said memory controller causes said plurality of non-volatile memories to operate for parallel access in said access control, and said memory controller makes the storage area alternative in unit of the non-volatile memory in which an access error occurs in said alternative control.

T3351-907794 - 3 - #9255817v1

2. (currently amended) A memory card having [[a]] first and second non-volatile memories and a main controller for controlling operation of said <u>first and second non-volatile</u> memories, wherein

said memory controller allocates said first and second non-volatile memories to storage areas of even and odd data of sector data, respectively;

each of said first and second non-volatile memories has
management information used for performing an alternation
control thereon, said alternation control being performed
individually for each of said first and second non-volatile
memories;

said memory controller causes said first and second non-volatile memories to operate for parallel access in an access control of said <u>first and second non-volatile memories in</u> response to an external access instruction; and

said memory controller <u>substitutes</u> <u>makes storage areas</u>

alternative in unit of the non-volatile memory in which an

access error occurs, in an alternation control for alternating

a storage area of the access error_related non-volatile memory

with <u>an</u>other storage area in said alternation control of said

first and second non-volatile memories.

3. (original) A memory card as defined in Claim 1, further comprising buses for connecting respective non-

T3351-907794 - 4 - #9255817v1

volatile memories to said memory controller so that said respective non-volatile memories are separately access-controlled.

4. (currently amended) A memory card as defined in Claim 1, wherein:

said memory controller includes an ECC circuit for adding an error detection code to write-data written into said plurality of non-volatile memory memories to conduct an error detection and correction for read-data from said plurality of non-volatile memory memories; and

said ECC circuit conducts an input/output operation at an operation frequency which is equal to an input/output operation frequency of said parallel access operated non-volatile memories multiplied by a number of the parallel access operations.

5. (currently amended) A memory card as defined in Claim 1, wherein:

said memory controller includes one or more ECC circuits which add an error detection code to write-data written into said <u>plurality of non-volatile memory to memories and conduct</u> an error detection and correction for read-data from said <u>plurality of non-volatile memory memories</u>, said <u>one or more ECC circuits being as many as the number of the parallel access operations; and</u>

T3351-907794 - 5 - #9255817v1

said <u>one or more ECC circuits</u> perform[[s]] input/output operations in a parallel manner at an operation frequency which is equal to the input/output operation frequency of said parallel access operated non-volatile memories.

- 6-7. (canceled).
- 8. (currently amended) A memory controller
 comprising:
- a host interface circuit capable of being input/output operated in accordance with a predetermined protocol;
- a memory interface circuit capable of be connected to a plurality of non-volatile memories in parallel; and
- a control circuit connected to said host interface circuit and said memory interface circuit,

wherein said control circuit <u>fetches a plurality of</u>

<u>management information from said plurality of non-volatile</u>

<u>memories, respectively, performs an external interface control</u>

via said host interface circuit, an access control of said

non-volatile memories via said memory interface circuit

responsive to an external access instruction, and an

alternation control for <u>alternating an substituting a storage</u>

area of an access error_related non-volatile memory with

<u>another storage area, and causes said plurality of non-</u>

volatile memories to parallel access operate in said access

control, and makes the storage areas alternative in unit of

the non-volatile memory in which an access error occurs, in said alternate control.

9. (currently amended) A memory controller
comprising:

a host interface circuit capable of being input/output operated in accordance with a predetermined protocol;

a memory interface circuit capable of being connected to first and second non-volatile memories in parallel; and

a control circuit connected to said host interface circuit and said memory interface circuit,

wherein said memory controller allocates said first and second non-volatile memories to storage areas of even and odd data of sector data, respectively, fetches first and second management information from said first and second non-volatile memories, respectively, and uses said first and second management information in an alternation control of said first and second non-volatile memories, respectively, causes said first and second non-volatile memories to parallel access operate in an access control of said non-volatile memories in response to an external access instruction, and makes substitutes storage areas for storage areas in alternative in unit of the non-volatile memory in which an access error occurs[[,]] in an alternate control for alternating a storage area of the access error_related non-volatile memory the

<u>alternation</u> control of said first and second non-volatile memories.

10. (currently amended) A memory controller as defined in Claim 8, further comprising:

an ECC circuit for adding an error detection code to write-data written into said <u>plurality of non-volatile memory memories</u> to perform an error detection and correction for read-data from said <u>plurality of non-volatile-memory memories</u>,

wherein said ECC circuit performs an input/output operation at an operation frequency which is equal to an input/output operation frequency of said parallel access operated non-volatile memories multiplied by a number of the parallel access operations.

11. (currently amended) A memory controller as defined in Claim [[8]] 9, further comprising:

an ECC circuit for adding an error detection code to write-data written into said <u>first and second</u> non-volatile memory memories to perform an error detection and correction for read-data from said <u>first and second</u> non-volatile memory memories,

wherein said ECC circuit performs an input/output operation at an operation frequency which is equal to an input/output operation frequency of said parallel access

T3351-907794 - 8 - #9255817v1

operated non-volatile memories multiplied by a number of the parallel access operations.

- 12. (original) A memory controller as defined in Claim 8, wherein said memory controller is formed on one semiconductor chip.
 - 13. (currently amended) A memory card comprising:
 - a control circuit;
 - a plurality of non-volatile memories;

an external interface circuit connected to an external device; and

a bus, wherein

each of said plurality of non-volatile memories has
management information used for performing an address
substituting process thereon, said address substituting
process being performed individually for each of said
plurality of non-volatile memories;

said plurality of non-volatile memories have a plurality of input/output terminals;

said bus has a first bit width, is divided into each of bits having a predetermined number, and is connected to the input/output terminal of a corresponding one of said plurality of non-volatile memories; and

said control circuit performs an access control to said plurality of non-volatile memories, and performs said address

T3351-907794 - 9 - #9255817v1

alternating processing for substituting process on each of said plurality of non-volatile memories when an access error occurs in an access to the non-volatile memories.

14-15. (canceled).

T3351-907794 - 10 - #9255817v1